

04/07/00
jc685 U.S. PTO

4-10-00

A

NEW UTILITY PATENT APPLICATION TRANSMITTAL AND FEE SHEET

In re application of:	Gerard M. Col G. Glenn Henry Rodney E. Hooker
Docket:	CNTR:1568
For:	METHOD AND APPARATUS FOR SPECULATIVELY FORWARDING STOREHIT DATA

04/07/00
jc135 U.S. PTO
09/545040

Box Patent Application
Assistant Commissioner for Patents
Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. § 111(a) and 37 CFR § 1.53(b)(1) are:

103 pages of written description, claims and abstract
 4 sheets of drawings.
 executed declaration of the inventors and combined power of attorney.
 an assignment of the invention to IP First LLC, with cover page.
 fee sheet and transmittal
 a verified statement to establish small entity status under 37 CFR §§ 1.9 and 1.27.
 information disclosure statement
 preliminary amendment
 other: _____

FEE CALCULATION		FEE
Basic Filing Fee:		\$ 690
Independent Claims:	8 - 3 = 5 x \$78 =	\$ 390
Total Claims:	34 - 20 = 14 x \$18 =	\$ 252
Total Filing Fee:		\$1,332.00

A check in the amount of \$1,332.00 to cover the filing fee is enclosed.

This application is a Continuation Divisional Continuation-in-part (CIP) of prior application

Respectfully submitted,

James W. Huffman
Registration No. 35,549
106 Morning Cloud Dr.
Austin, TX 78734
(512) 261-1227

Date: 4/7/00

"EXPRESS MAIL" mailing label number ELO76086871.
Date of Deposit 4/7/00. I hereby certify that this paper is being
deposited with the U.S. Postal Service Express Mail Post Office to Addressee
Service under 37 C.F.R. §1.10 on the date shown above and is addressed to
the U.S. Commissioner of Patents and Trademarks, Washington, D.C.
20231
By: _____

METHOD AND APPARATUS FOR SPECULATIVELY FORWARDING
STORED DATA IN A HIERARCHICAL MANNER

by

Rodney E. Hooker

Gerard M. Col

G. Glenn Henry

Assignee: IP-First, LLC.
1045 Mission Court
Freemont, CA 95054

"EXPRESS MAIL" mailing label number _____.
Date of Deposit _____. I hereby certify that this paper
is being deposited with the U.S. Postal Service Express Mail Post
Office to Addressee Service under 37 C.F.R. §1.10 on the date
shown above and is addressed to the U.S. Commissioner of Patents
and Trademarks, Washington, D.C. 20231.
By: _____

Address correspondence to:

James W. Huffman
106 Morning Cloud St.
Austin, TX 78734
(512) 261-1227

METHOD AND APPARATUS FOR SPECULATIVELY FORWARDING
STOREHIT DATA IN A HIERARCHICAL MANNER

by

Rodney E. Hooker

5

Gerard M. Col

G. Glenn Henry

BACKGROUND OF THE INVENTION

1. *Field of the Invention*

10 This invention relates in general to the field of pipelined microprocessors, and more particularly to forwarding storehit data between stages of microprocessor pipelines.

2. *Description of the Related Art*

15 A microprocessor has an instruction pipeline that sequentially executes instructions from an application program in synchronization with a microprocessor clock. The instruction pipeline is divided into stages, each of which performs a specific task that is part of an overall 20 operation that is directed by a programmed instruction. The programmed instructions in a software application program are executed in sequence by the microprocessor. As an

instruction enters the first stage of the pipeline, certain tasks are accomplished. The instruction is then passed to subsequent stages for accomplishment of subsequent tasks. Following completion of a final task, the instruction 5 completes execution and exits the pipeline. Execution of programmed instructions by a pipeline microprocessor is very much analogous to the manufacture of items on an assembly line.

Early pipeline microprocessors were not sophisticated 10 enough to have multiple instructions executing in different pipeline stages at the same time. Consequently, a given instruction would be fetched from memory and would proceed through the various pipeline stages until it completed execution. Following this, a next instruction would proceed 15 through the various stages through completion. And because early pipeline microprocessors had only a few pipeline stages, the inefficient utilization of stage resources was not deemed to be significant.

As uses for microprocessors started to proliferate, 20 more stringent requirements began to be imposed, particularly with respect to speed. The obvious approach for increasing processing speed was to allow multiple instructions to simultaneously proceed down the pipeline at the same time. Clearly, this change increased instruction 25 throughput because resources within each pipeline stage were

more efficiently used. But with this change came a problem: What if one instruction executing in an early pipeline stage required a result that was yet to be provided by another instruction executing in a later pipeline stage?

5 This situation is common to software programs; instructions that are close in proximity tend to perform tasks using the same operand. For example, a control algorithm may compute a true error signal value by adding a small number to a current error signal value and then
10 comparing this value to some other signal that is input to the microprocessor. The structure of the algorithm is to add a first operand to a second operand to produce a result. The result is then tested to see if the computed value is tolerable. If not, then the first operand is added to the
15 computed result to obtain a second result. The second result is tested, and so on. Even in this simple algorithm, it is evident that every other instruction utilizes the last computed result. When a given instruction executing in one stage of the pipeline requires a result that is to be
20 provided by another instruction executing in a subsequent stage of the pipeline, the given instruction is referred to as a dependent instruction. This is because the operand required by the dependent instruction depends upon generation of the result by the other instruction.

To deal with dependent instructions, microprocessor designers added interlock logic to existing pipeline designs. The interlock logic spanned the stages of a microprocessor where the dependency situation could occur.

5 During normal operation, non-dependent instructions were successively advanced through the pipeline stages in synchronization with the clock. When the interlock logic encountered a dependent instruction, it simply stalled execution of the dependent instruction by inserting slips

10 into the pipeline, until the result required by the dependent instruction was generated and made available for retrieval as an operand.

In spite of the advances provided through interlock logic, demands for faster throughput continued to press

15 microprocessor designers. Consequently, an alternative to interlock logic was developed that allowed dependent instructions to proceed down the pipeline without incurring slips. This alternative is known as a result distribution bus, or a bypass bus, or a result forward bus. In essence,

20 the result distribution bus originates at the stage of the pipeline in which results are generated. When a result is generated, it is copied to the bus and then routed to all of the earlier stages that are affected by dependent instructions. If a dependent instruction is present within

25 any of the earlier stages, then logic within that stage

performs all of the operations necessary to properly configure the required operand from the provided result. The result distribution approach can be thought of as a one-to-many distribution scheme because one result can be
5 distributed to several dependent instructions at the same time.

The result distribution scheme has prevailed as the principal technique for expediting the execution of dependent instructions, until more recent times, when
10 demands for further throughput increases have compelled microprocessor designers to substantially alter the design of stages within the pipeline. These alterations to the pipeline can be comprehended through use of an assembly line analogy. Suppose an assembly line is set up with three
15 stages, where each of the three stages is required to insert two screws in a product that flows down the line, for a total of six screws. Further suppose that the time required to insert a screw is one minute. To send a product through the assembly line, then, requires six minutes. If multiple
20 products are sent down the line, then it follows that one product rolls off the line every two minutes.

A simple enhancement to the line will double the production throughput: Reconfigure the line into six stages, where each stage is required to insert only one screw.
25 While with this architectural change it still takes six

minutes to pass a product through the line, the improvement now is that one product rolls off of the line every minute. The speed and throughput are doubled by doubling the number of stages and halving the operations performed in each 5 stage.

To improve the throughput of current microprocessors, designers are taking the very same approach: pipeline stages are being added and the functional requirements for each stage are being decreased. Thus, faster clock speeds can be 10 applied and instruction throughput is increased.

But increasing the number of pipeline stages has highlighted a deficiency with the result distribution technique for dealing with dependent instructions. Whereas early microprocessor pipelines consisted of only a few 15 stages, the attendant logic required to implement a result distribution bus was not much of an issue. But for every added stage in the execution pipeline, an additional set of result distribution logic must be provided. In other words, the logic required to implement a result distribution bus is 20 directly proportional to the number of stages that required distribution of the result. Add to this the fact that the presence of more stages requires logic elements that drive the result signals to be more powerful. Moreover, the timing to distribute results to multiple pipeline stages is 25 not only a function of the number of stages, but is also a

based upon the location of the stage that is physically farthest from the origination stage. Hence, circuit complexity, power, and timing problems arise when a result distribution scheme is applied to more advanced pipeline
5 architectures that have more pipeline stages.

One situation in which one instruction executing in an higher pipeline stage requires a result generated by a preceding instruction executing in a lower pipeline stage is referred to as a storehit condition. A storehit condition
10 exists when a load instruction requests data generated as the result of a store instruction executing ahead of the load instruction in the pipeline. That is, the load instruction specifies a load address for load data, wherein the load address matches a store address for store data
15 specified by a previous store instruction, and the store data is still in the microprocessor pipeline, i.e., has not yet been updated in the microprocessor data cache.

In a storehit condition, the load instruction must be provided with coherent data, i.e., the newest data
20 associated with the load address. Thus, the microprocessor cannot supply the data from its data cache or go to system memory to get the data since the newest data is within the pipeline and not in the data cache or system memory. Hence,
either the microprocessor stalls to wait for the storehit
25 data to be updated in the data cache, or it forwards the

data using one of the techniques described above. Neither alternative is desirable for the reasons described above.

It has been observed that storehit conditions occur relatively frequently in modern microprocessors,
5 particularly in x86 microprocessors. This phenomenon is largely attributed to the fact that modern compilers recognize the relatively small number of registers available in the x86 register file and the fact that virtually every contemporary x86 processor has a large built-in data cache
10 that is essentially accessible at the same speed as the register file. Therefore, when the compilers run out of registers in the register file, they use the data cache as a huge register file. In particular, compilers have been observed to generate code that causes storehit conditions in
15 the following situations: where a loop counter variable is stored in a memory location; where a memory location is used as a temporary location for a sequence of arithmetic operations; and where a stack location is accessed within a very short instruction sequence due to the calling of a very
20 short subroutine, i.e., a push of the return address, followed by a jump to the subroutine, followed by a very small number of instructions of the subroutine, followed by a pop of the return address generating a storehit on the location of the return address.

The storehit data may be forwarded from within the microprocessor pipeline if the data is cacheable. However, microprocessors provide a means for accessing I/O devices, such as DMA controllers, disk controllers, modems, etc. I/O devices typically include status and control registers that are read and written by the microprocessor. Some microprocessors, such as x86 processors, have dedicated instructions for accessing the registers of I/O devices, such as the x86 "in" and "out" instructions. These instructions address a separate address space of the processor bus, namely the I/O space.

The other way I/O devices are accessed is by mapping them into the memory address space of the processor. Such an I/O device is referred to as a memory-mapped I/O device and the region in which the I/O device is mapped is referred to as a memory-mapped I/O region. That is, an I/O device resides within a portion of the microprocessor memory address space, thereby enabling system software, such as device drivers, to access the I/O device.

Typically, memory-mapped I/O regions are non-cacheable. That is, stores to a memory-mapped I/O region may not be cached to satisfy a load from the same location in the memory-mapped I/O region. An example of a non-cacheable memory-mapped I/O access occurs when a first instruction writes a value to an I/O register and the next instruction

reads from an I/O register on the same device, such as a store to a memory-mapped I/O region followed by a load from the same memory-mapped I/O region. Due to the nature of I/O devices, in order to insure proper operation of the I/O device, the two instructions must be guaranteed to execute in order. That is, the read cannot be executed until the write has completed to the I/O device. Thus, a microprocessor must ensure that it does not forward storehit data within the microprocessor where the load/store address is in a non-cacheable region.

A final situation relevant to storehit forwarding is referred to as virtual aliasing. Virtual aliasing arises from the fact that most modern microprocessors support the notion of virtual memory. That is, the microprocessor supports a virtual address space that is much larger than the physical address space that the processor is capable of addressing. Consequently, a situation may arise where two different virtual addresses map, or translate, to a single physical address. In particular, a virtual aliasing condition occurs when a match is detected based on a comparison of the physical load and store addresses, but a match is not detected based on a comparison of the virtual load and store addresses.

Therefore, what is needed is an apparatus in a pipelined microprocessor that provides high performance

storehit detection and forwarding, taking into account non-cacheable region accesses and virtual aliasing conditions.

SUMMARY

To address the above-detailed deficiencies, it is an
5 object of the present invention to provide an apparatus in a
pipelined microprocessor that reduces storehit pipeline
stalls by providing efficient storehit detection and
storehit data forwarding and is adaptable, without adverse
hardware, power consumption, or timing consequences, to
10 advanced pipeline architectures having more pipeline stages.
Accordingly, in attainment of the aforementioned object, it
is a feature of the present invention to provide an
apparatus within a pipelined microprocessor for forwarding
store instruction results to a pipeline stage for execution
15 of a load instruction. The apparatus includes a result
forwarding cache (RFC) that stores a plurality of store
instruction results, comparison logic that compares a load
address of the load instruction with a plurality of store
addresses associated with the plurality of store instruction
20 results to generate an address match signal, and control
logic that receives the match signal and selectively
forwards one of the plurality of store instruction results
from the RFC to the pipeline stage in response to the match
signal.

An advantage of the present invention is that only minimal changes are required to forward storehit data when pipeline stages are added.

Another object of the present invention is to provide
5 an apparatus for detecting and forwarding storehit data without delay that is less complex than has heretofore been provided.

In another aspect, it is a feature of the present invention to provide an apparatus for forwarding storehit
10 data within stages of a pipelined microprocessor. The apparatus includes a result forwarding cache (RFC) that forwards a first plurality of store instruction results, a data unit that forwards a second plurality of store instruction results, and selection logic coupled to the RFC
15 and the data unit that selectively provides one of the first and second plurality of store instruction results to a stage of the microprocessor pipeline executing a load instruction.

In yet another aspect, it is a feature of the present invention to provide an apparatus for detecting storehit
20 conditions in a pipelined microprocessor in a hierarchical manner. The apparatus includes first comparison logic that compares a load instruction load address in a first stage of the pipeline with a first plurality of store addresses of first store instruction data in a plurality of stages of the

pipeline subsequent to the first pipeline stage and second comparison logic that compares the load address with a second plurality of store addresses of second store instruction data in a plurality of store buffers. The 5 apparatus further includes control logic, coupled to the first and second comparison logic that determines which of the first and second store instruction data is newest based on the first and second comparison logic comparisons.

Another advantage of the present invention is that the 10 logic for detecting storehit data is simplified due to its hierarchical nature and is therefore more scalable for meeting stringent timing requirements when pipeline stages are added.

In yet another aspect, it is a feature of the present 15 invention to provide an apparatus for speculatively forwarding storehit data in a microprocessor pipeline. The apparatus includes a plurality of virtual address comparators that compare a load address with a plurality of store addresses and generate a virtual match signal and a 20 plurality of physical address comparators that compare the load address with the plurality of store addresses and generate a physical match signal. The apparatus further includes control logic that receives the virtual and physical match signals and generates a stall signal for 25 stalling the pipeline if the physical match signal indicates

a match between the load address and one of the plurality of store addresses but the physical match signal indicates no match.

Another advantage of the present invention is that it
5 realizes the timing advantages of comparing virtual addresses that are available sooner than physical addresses, in order to detect storehits, and speculatively forwarding data accordingly.

In yet another aspect, it is a feature of the present
10 invention to provide a pipelined microprocessor for speculatively forwarding storehit data from a first pipeline stage to a second pipeline stage, wherein the storehit data is specified by a load address in the second stage. The microprocessor includes address region logic that receives
15 the load address and generates a match signal to indicate whether the load address is within one of a plurality of non-cacheable address regions of the microprocessor address space stored therein, forwarding logic that forwards the storehit data from the first stage to the second stage
20 during a first clock cycle, and control logic that receives the match signal and asserts a stall signal during a second clock cycle to stall the pipeline if the load address is within one of the plurality of non-cacheable address regions.

Another advantage of the present invention is that it realizes the timing advantages of speculatively forwarding data based on address comparisons that may be performed sooner than detections of accesses to non-cacheable regions.

5 In yet another aspect, it is a feature of the present invention to provide a method for forwarding storehit data in a microprocessor pipeline wherein load instructions are executed in a stage of the pipeline before store instruction execution stages. The method includes detecting a storehit
10 condition, wherein a load instruction in a first stage of the pipeline specifies data generated by a previous store instruction still present in the pipeline, determining whether the data is present in a result forwarding cache of the microprocessor, selectively providing the data from the
15 result forwarding cache to an execution unit of the microprocessor if the data is in the result forwarding cache, and selectively providing the data from a data unit of the microprocessor to the execution unit if the data is not in the result forwarding cache.

20 In yet another aspect, it is a feature of the present invention to provide a method for speculatively forwarding storehit data in a microprocessor pipeline. The method includes speculatively forwarding storehit data from a first stage to a second stage of the pipeline based on a virtual
25 address comparison between a load address and a plurality of

store addresses, detecting a virtual aliasing condition with respect to the load address and one of the plurality of store addresses based on a physical address comparison between the load address and the plurality of store
5 addresses after speculatively forwarding the storehit data, and stalling the pipeline in response to detecting the virtual aliasing condition.

In yet another aspect, it is a feature of the present invention to provide a method for speculatively forwarding
10 storehit data in a microprocessor pipeline. The method includes detecting a storehit condition by comparing a load address with a plurality of store addresses, speculatively forwarding storehit data in response to detecting the storehit condition, determining the load address is within a
15 non-cacheable address region subsequent to speculatively forwarding the storehit data, and stalling the pipeline in response to determining the load address is within a non-cacheable address region.

BRIEF DESCRIPTION OF THE DRAWINGS

20 These and other objects, features, and advantages of the present invention will become better understood with regard to the following description, and accompanying drawings where:

FIGURE 1 is a block diagram of a pipelined microprocessor according to the present invention.

FIGURE 2 is a block diagram of the data unit of the microprocessor of FIGURE 1 according to the present 5 invention.

FIGURE 3 is a flow chart illustrating operation of the result forwarding cache and compare logic of FIGURE 1 according to the present invention.

FIGURE 4 is a flow chart illustrating operation of the 10 data unit of FIGURE 1 according to the present invention.

FIGURES 5 through 8 are tables with exemplary instruction sequences illustrating operation of the microprocessor of FIGURE 1 according to the flowcharts of FIGURES 3 and 4 according to the present invention.

15 DETAILED DESCRIPTION

Referring to Figure 1, a block diagram of a pipelined microprocessor 100 according to the present invention is shown. The microprocessor 100 comprises various pipeline stages including: Instruction Fetch (I) stage 101, 20 Translation (T) stage 111, Register (R) stage 121, Address (A) stage 131, Data (D) stage 141, Secondary Data (G) stage 151, Execution (E) stage 161, Store (S) stage 171 and Write-Back (W) stage 181. Instructions enter at the top of the

pipeline 100 in the I-stage 101 and exit, i.e., are retired, at the bottom of the pipeline in the W-stage 181 where the microprocessor 100 state is updated.

The I-stage 101 comprises an instruction pointer 5 register 102 that stores a memory address of the next instruction, or cache line containing the next instruction, to be fetched from an instruction cache 104 coupled to the instruction pointer 102. The instruction cache 104 is a memory, such as an L1 cache, that caches previously fetched 10 program instructions from a system memory 194 coupled to the microprocessor 100 by a processor bus 148. Preferably, the system memory 194 comprises a hierarchical memory system, such as a main dynamic random access memory (DRAM) and an L2 cache memory. Instructions fetched from the instruction 15 cache 104 are placed into an instruction buffer 112 coupled to the instruction cache 104.

The T-stage 111 comprises a translator 114, coupled to the instruction buffer 112, which translates program macroinstructions into microinstructions, such as load and 20 store instructions. A load instruction loads data from memory, or I/O device 194 such as a disk controller, DMA controller, etc., into the microprocessor 100. A store instruction stores data from the microprocessor 100 into memory or I/O device 194. Preferably, the macroinstructions 25 are x86 instructions. The microinstructions are simpler

instructions than the macroinstructions that may be quickly executed by the various stages of the microprocessor 100. A single macroinstruction may be translated by translator 114 into multiple microinstructions.

5 In one embodiment, T-stage 111 translates macroinstructions into ld-alu (load data and perform arithmetic/logical operation on the loaded data) or ld-alu-st (load data, perform arithmetic/logical operation, store result) microinstructions. The generation of ld-alu and ld-
10 alu-st instructions is described in more detail in co-pending U.S. Patent Application Serial Number 09/313908 (Docket IDT:1503), filed May 18, 1999, and entitled, *PAIRING OF LOAD-ALU-STORE WITH CONDITIONAL BRANCH*, having the same assignee, which is hereby incorporated by reference. Ld-alu
15 instructions may be referred to herein as load instructions and ld-alu-st instructions may be referred to herein as load and/or store instructions in that they load data from or store data to memory or I/O device 194.

The T-stage 111 further comprises a microcode ROM
20 (read-only-memory) 116. Some macroinstructions, typically complex or infrequently executed macroinstructions, are performed by microinstruction sequences comprised in the microcode ROM 116 rather than by microinstructions translated by the translator 114. Additionally, microcode

ROM 116 comprises microinstruction sequences for handling exceptions, such as page faults, interrupts, arithmetic errors and so forth.

The R-stage 121 comprises a register file 124 that stores the program-visible state of the microprocessor 100. Preferably, the register file 124 comprises a register set compatible with the x86 architecture. The register file 124 comprises operand registers used to calculate addresses, such as memory addresses used to access data in memory 194.

Instructions and the operands specified thereby are placed in a register 132 for use by the A-stage 131.

The A-stage 131 comprises an address generator 134 that receives operands from register 132 and generates addresses from the operands for storage in a register 142.

Preferably, the addresses generated by address generator 134 are linear, or virtual, addresses for addressing data or instructions in memory 194 as defined by the x86 architecture. The data addresses are piped down the pipeline 100 stages via address registers 152, 162, 172 and 182.

The microprocessor 100 further comprises a data unit 144 that stores and loads data to and from memory 194. The data unit 144 also caches the data received from memory 194. Furthermore, the data unit 144 forwards storehit data from

store buffers 188 to a pair of multiplexers 154 for consumption by execution units 164.

The data unit 144 is coupled to a bus interface unit 192 via signals 145. The bus interface unit 192 couples 5 microprocessor 100 to system memory 194 via processor bus 148. Preferably, bus 148 allows multiple simultaneously outstanding requests for data to or from system memory 194. Preferably, bus 148 also allows outstanding requests to complete on bus 148 out of order with respect to the order 10 the requests were issued.

The data unit 144 receives data addresses generated by address generator 134 via signals 143. The data unit 144 provides data, including storehit data, to multiplexers 154 via signals 157. In particular, the data unit 144 receives 15 load and store instruction addresses and provides data to operand registers 168 via multiplexers 154 for the execution units 164 based on the load and store addresses. Preferably, register 168 comprises dual registers for two operands, referred to as operands A and B.

20 In one embodiment, data accesses within data unit 144 require two processor clock cycles. Consequently, microprocessor 100 comprises both the D-stage 141 and the G-stage 151 for data accesses. Register 152 and register 162 store addresses associated with instructions proceeding down

the pipeline 100 through the D-stage 141 and G-stage 151, respectively. The data unit 144 will be described in more detail with respect to Figure 2 below.

As shown, data is provided to operand registers 168 from three sources: data unit 144, a result forwarding cache (RFC) 166, and directly from execution units 164 via signal 167. Operation of the RFC is completely described in U.S. Patent Application Serial No. 09/314176 (Docket CNTR:1501) entitled "RESULT FORWARDING CACHE", assigned to a common assignee, which is hereby incorporated by reference. Multiplexers 154 operate to select one of the three data sources for providing operands to operand registers 168 as controlled by compare logic 156. Compare logic 156 compares virtual address 143 with virtual addresses 153, 163, 173 and 183 and controls multiplexers 154 via control signal 155 based on whether a storehit occurred between the G-stage 151 load instruction and any store instructions present in the E-stage 161, S-stage 171 or W-stage 181, based on the virtual address comparison. The control of multiplexers 154 is described below in more detail with respect to Figure 3.

In addition, compare logic 156 generates a virt_match signal 159 to data unit 144 to indicate whether a storehit occurred between the G-stage 151 load instruction and any store instructions present in the E-stage 161, S-stage 171 or W-stage 181, based on the virtual address comparison,

i.e., whether storehit data is present in the E-stage 161 or RFC 166.

The pipeline 100 further comprises an E-stage 161 comprising one or more execution units 164 and RFC 166.

5 Preferably, execution unit 164 comprises an integer arithmetic logic unit, a floating point unit and an MMX unit. Under certain conditions in which storehit data has been speculatively forwarded incorrectly as described below, the pipeline may be stalled from the E-stage 161 upward
10 waiting for the correct data to be forwarded or obtained from the processor bus 148.

The execution unit 164 generates results and places the results in a result register 174. The results are further provided to result register 184 and finally are written back
15 into register file 124 to update the program-visible state of the microprocessor 100 if required by the instruction.

If the instruction is a store instruction, the results are provided from result register 184 to one of a plurality of store buffers 188. The data is stored in store buffers 188
20 until the data unit 144 obtains ownership of bus 148 to write the data to memory 194 or to a data cache within the data unit 144 described below with respect to Figure 2. In one embodiment, the store buffers are physically located relatively distant from multiplexers 154. The store buffers

188 may be viewed conceptually as included in the data unit
144.

The results generated by execution units 164 are also written into RFC 166. RFC 166 comprises a cache for storing 5 intermediate microinstruction results, including store instruction results. In one embodiment, RFC 166 comprises a first-in-first-out (FIFO) cache memory having five entries for storing intermediate results of five instructions.

The RFC 166 forwards results to multiplexers 154 for 10 selective forwarding to operand registers 168 for consumption by execution units 164. In particular, if compare logic 156 determines that a load address specified by a load instruction in the G-stage 151 matches a store address specified by a store instruction in the S-stage 171 or W-stage 181, then the specified data is provided from RFC 15 or 166 to execution units 164 if the data in RFC 166 is the newest data. Forwarding of data from RFC 166 is described in more detail below with respect to Figures 3 and 4.

In one embodiment, RFC 166 comprises a result 20 forwarding cache as described in the aforementioned Patent Application modified to store results of store instructions in addition to other intermediate microinstruction results. In one embodiment, the intermediate result destination fields employ R0, a dummy register designation, to denote

the result destination is memory 194, i.e., that the result is from a store instruction.

Referring now to Figure 2, a block diagram of the data unit 144 of the microprocessor 100 of Figure 1 according to 5 the present invention is shown. Data unit 144 comprises a data cache 242 for caching data from memory 194. Preferably, data cache 242 comprises a level one (L1) primary cache. Data cache 242 is indexed by virtual address 143.

10 Data unit 144 also comprises a cache tag memory 212, that receives virtual address 143, and generates a cache hit signal 269 to indicate whether the data specified by virtual address 143 is present in data cache 242.

15 Data unit 144 also comprises a translation lookaside buffer (TLB) 214, for translating virtual address 143 into a G-stage 151 physical address 271 provided to a physical address register 222. The physical address 271 generated by TLB 214 is piped down through the data unit 144 via registers 224, 226 and 228. Physical addresses 273, 275, 20 277 and 279 stored in registers 222 through 228 are the physical addresses for the data of instructions in the E-stage 161, S-stage 171, W-stage 181 and store buffers 188, respectively. Physical addresses 273, 275 and 277

correspond to their virtual address counterparts 163, 173 and 183, respectively.

Data unit 144 also comprises a plurality of comparators 232, for comparing the G-stage physical load address 271 with each of the E-stage physical address 273, S-stage physical address 275 and W-stage physical address 277. Comparators 232 generate a phys_match signal 263 to indicate whether a match occurred between the G-stage load address 271 and the other physical addresses 273, 275 or 277. That is, phys_match signal 263 indicates whether a storehit occurred between the G-stage 151 load instruction and any store instructions present in the E-stage 161, S-stage 171 or W-stage 181, based on a physical address comparison.

Data unit 144 also comprises a plurality of comparators 234, for comparing the G-stage physical load address 271 with each of the store buffers 188 physical addresses 279. Comparators 234 generate a match_SB signal 265 to indicate whether a match occurred between the G-stage load address 271 and the store buffers 188 physical addresses 279, i.e., to indicate whether a storehit occurred between the G-stage 151 load instruction and the store buffers 188, based on a physical address comparison.

Data unit 144 also comprises a plurality of response buffers 296 for receiving data from memory or I/O device 194

via bus interface unit 192 via signals 145 and for storing the data until the data is written to data cache 242.

Data unit 144 also comprises memory region descriptors (MRD) 216, for storing a plurality of physical address ranges. Preferably, for each address range, the descriptors 216 include attributes of the ranges. In particular, the attributes specify whether a particular address range is a cacheable or non-cacheable region. That is, if a load instruction specifies a load address that falls within a region specified in the descriptors 216 as a non-cacheable region, then the microprocessor 100 must not provide the specified data from within the pipeline 100 nor from data cache 242, but instead must fetch the data from memory or I/O device 194. Preferably, the descriptors 216 are software programmable, and are typically programmed by a system BIOS or other operating system software. Typically, the descriptors 216 designated non-cacheable specify regions utilized to communicate with memory mapped I/O devices 194. If a storehit occurs in a non-cacheable region, the storehit data present in the pipeline 100 may not be forwarded. MRD 216 receives G-stage physical address 271 and generates a signal 261 to indicate that a load address 271 has been specified that is within a non-cacheable region.

Data unit 144 also comprises control logic 218, that receives cache hit signal 269, non-cacheable region access

signal 261, match_SB signal 265, phys_match signal 263, and virt_match signal 159 from compare logic 156 of Figure 1, and generates control signals to control multiplexers 252, 254 and 256. In addition, control logic 218 generates a
5 Stall signal 267 to stall the pipeline stages above the S-stage 171, as described below. Control logic 218 maintains status information regarding the order of use of the store buffers 188 in order to know which store buffer 188 has the newest data. That is, if multiple store buffers 188 contain
10 data having the same physical address, control logic 218 is capable of determining from the status information which of the store buffers 188 data was most recently written into. In other words, control logic 218 is capable of determining the order of instructions coming down the pipeline 100 that
15 write data to the same physical address.

Multiplexer 252 comprises two inputs, one from data cache 242 output and another from response buffers 296. Multiplexer 252 selects one of the data sources and provides its output as an input to multiplexer 256.

20 Multiplexer 254 comprises one input for each of the store buffers 188. Preferably, store buffers 188 comprise four store buffers for storing up to four cache lines of data. Multiplexer 254 selects one of the store buffers 188 and provides its output as an input to multiplexer 256.

Multiplexer 256 receives as inputs the outputs of multiplexers 252 and 254 and selects one of the inputs for provision on signal 157 to multiplexers 154 of Figure 1. Operation of control logic 218 to control multiplexers 252, 5 254 and 256 will be described in more detail below.

Referring now to Figure 3, a flow chart illustrating operation of the result forwarding cache 166 and compare logic 156 of Figure 1 according to the present invention is 10 shown. Compare logic 156 determines if a load address of a load instruction in the G-stage 151 matches a store address of a store instruction in the E-stage 161, in step 302. If the load address matches the store address, then compare logic 156 controls at least one of multiplexers 154 via 15 signal 155 to select data forwarded directly from execution units 164 via signal 167 as an operand for storage in one of registers 168, in step 312.

As shown in Figure 1, virtual address 143 is available in the D-stage 141, i.e., a clock cycle earlier than the G-stage 151. Preferably, compare logic 156 determining if a G-stage 151 load address matches an E-stage 161 store address in step 302 comprises comparing virtual address 143 with virtual address 153. That is, the load and store address are compared one clock early, i.e., while the load

instruction is in the D-stage 141 and the store instruction is in the G-stage 151 and the comparison results are stored within compare logic 156 for use during the next clock cycle. The one-stage early comparison gives compare logic 5 156 an extra clock cycle to control other logic within the pipeline 100, such as RFC 166 and control signals 155, thereby easing timing constraints with respect to compare logic 156 and RFC 166. Additionally, the early comparison enables compare logic 156 to determine whether a storehit 10 has occurred one clock sooner than the data unit 144 determines whether a storehit has occurred, as will be observed below with respect to Figure 4.

Compare logic 156 also determines if a load address of a load instruction in the G-stage 151 matches a store 15 address of a store instruction in the S-stage 171, in step 304. If the G-stage 151 load address does not match the E-stage 161 store address, but the G-stage 151 load address matches the S-stage 171 store address, then compare logic 156 controls at least one of multiplexers 154 via signal 155 20 to select data forwarded from RFC 166 as an operand for storage in one of registers 168, in step 314. RFC 166 forwards the data stored in the RFC 166 that corresponds to the S-stage 171. That is, RFC 166 forwards the top entry in the FIFO.

Similar to step 302, preferably step 304 comprises comparing virtual address 143 with virtual address 163. That is, the G-stage 151 load address is compared with the S-stage 171 store address one clock cycle earlier than when 5 the instructions arrive in their respective stages and are stored for use in the next clock cycle.

Compare logic 156 also determines if a load address of a load instruction in the G-stage 151 matches a store address of a store instruction in the W-stage 181, in step 10 306. If the G-stage 151 load address does not match either the E-stage 161 store address nor the S-stage 171 store address, but the G-stage 151 load address matches the W-stage 181 store address, then compare logic 156 controls at least one of multiplexers 154 via signal 155 to select data 15 forwarded from RFC 166 as an operand for storage in one of registers 168, in step 316. RFC 166 forwards the data that corresponds to the W-stage 181. That is, RFC 166 forwards the entry one below the top of the FIFO if the instruction immediately following the W-stage 181 instruction generated 20 a result that was written into RFC 166. However, if the instruction immediately following the W-stage 181 instruction did not generate a result, e.g., a NOP (no operation instruction), and therefore no result was written into RFC 166, then RFC 166 forwards the top entry of the 25 FIFO.

Similar to steps 302 and 304, preferably step 306 comprises comparing virtual address 143 with virtual address 173. That is, the G-stage 151 load address is compared with the W-stage 181 store address one clock cycle earlier than 5 when the instructions arrive in their respective stages and the comparison result is stored for use in the next clock cycle.

If compare logic 156 determines that a G-stage 151 load address does not match a store address of a store 10 instruction in any of the E-stage 161, S-stage 171 or W-stage 181, then control logic 156 controls multiplexer 154 to select data forwarded from data unit 144, in step 318. Operation of data unit 144 to forward data is described in detail below with respect to Figure 4.

15 The description above illustrates how compare logic 156, RFC 166 and multiplexer 154 operate to forward the newest storehit data in the pipeline 100. That is, storehit data in the E-stage 161 has highest priority, followed by the S-stage 171, followed by the W-stage 181, followed by 20 data unit 144. For example, if a match occurs between the G-stage 151 load address and both the S-stage 171 and W-stage 181 store address, RFC 166 forwards the S-stage 171 store data because the S-stage 171 has the newest data. Similarly, if a storehit occurs between the G-stage 151 and 25 both the E-stage 161 and the S-stage 171, then the data is

forwarded directly from the E-stage 161 rather than the S-stage 171 since the data in the E-stage 161 is newer than the S-stage 171.

5 Referring now to Figure 4, a flow chart illustrating operation of the data unit 144 of Figure 1 according to the present invention is shown. Control logic 218 of Figure 2 determines whether a virtual aliasing condition has occurred, in step 402. In general, a virtual aliasing 10 condition occurs where no storehits are detected based on a virtual address comparison, but storehits are detected based on a physical address comparison. In particular, a virtual aliasing condition occurs where virt_match signal 159 indicates no matches between the G-stage 151 virtual load 15 address and any of the E-stage 161, S-stage 171 or W-stage 181 virtual store addresses, but phys_match signal 263 indicates a match between the G-stage 151 physical address and one of the E-stage 161, S-stage 171 or W-stage 181 physical store addresses. A virtual aliasing condition may 20 occur due to the fact that multiple virtual addresses may translate to the same physical address in a virtual memory system, such as a paged-memory system.

If a virtual aliasing condition occurs, compare logic 156 will have executed step 318 of Figure 3 and incorrectly

speculatively forwarded data from data unit 144 because compare logic 156 did not detect a storehit with any of the E-stage 161, S-stage 171 or W-stage 181, in steps 302, 304 or 306, respectively. That is, compare logic 156 will have 5 forwarded data from the data unit 144 that is older than storehit data present in the E-stage 161 or in the RFC 166, and must be corrected. Hence, if a virtual aliasing condition is detected during step 402, control logic 218 asserts the Stall signal 267 to stall the E-stage 161 and 10 all stages in the pipeline 100 above the E-stage 161, in step 412.

Stalling the pipeline 100 allows the stages below the E-stage 161 to drain all store results in the pipeline 100, in step 412. In particular, store results in the S-stage 15 171, W-stage 181 and store buffers 188 are written to data cache 242 of Figure 2. After all the store results in pipeline 100 are drained, the load instruction causing the storehit and virtual aliasing condition is reissued within the data unit 144, in step 412. How data unit 144 reissues 20 instructions is described in more detail in co-pending U.S.

Patent Application Serial Number _____ (Docket IDT:1566), entitled, *METHOD AND APPARATUS FOR RESOLVING ADDITIONAL LOAD MISSES AND PAGE TABLE WALKS UNDER ORTHOGONAL STALLS IN A SINGLE PIPELINE PROCESSOR*, having the same 25 assignee, which is hereby incorporated by reference.

Because no storehits will occur in the pipeline 100 upon reissue of the load instruction due to the draining of the pipeline 100, compare logic 156 will select data unit 144, and control logic 218 will control multiplexers 252 and 256 5 to select data from data cache 242, in step 412.

Because virtual aliasing conditions typically occur relatively infrequently, the stall condition penalty incurred during step 412 is advantageously outweighed by the potentially large benefits of speculatively forwarding data 10 based on virtual address comparison, rather than waiting an additional clock cycle to perform physical address comparison.

If no virtual aliasing condition is detected, control logic 218 determines whether the G-stage 151 load address is 15 within a non-cacheable region as specified by signal 261, in step 404. If a storehit occurred and the load access was to a non-cacheable region, then storehit data will have been incorrectly speculatively forwarded, and must be corrected. Hence, if an access to a non-cacheable region is detected 20 during step 404, control logic 218 asserts the Stall signal 267 to stall the E-stage 161 and all stages in the pipeline 100 above the E-stage 161, in step 414. Data unit 144 fetches data specified by the load address from processor bus 148 into a response buffer 296, in step 414. Typically, 25 the data will be fetched from a memory-mapped I/O device

194. Once the data has been fetched into the response buffer
296, control logic 218 controls multiplexers 252 and 256 to
select data from the response buffer 296, in step 414.

Because accesses to non-cacheable regions typically
5 occur relatively infrequently, the stall condition penalty
incurred during step 414 is advantageously outweighed by the
potentially large benefits of speculatively forwarding data
based on virtual address comparison, rather than waiting an
additional clock cycle to perform physical address
10 comparison by the MRD 216.

If no access to a non-cacheable region is detected,
control logic 218 determines whether a virtual storehit was
detected in the E-stage 161, S-stage 171 or W-stage 181,
based upon a virtual address comparison as indicated by
15 signal virt_match 159, in step 406. If a virtual storehit
was detected, then compare logic 156 will not select data
from data unit 144, but instead will select data forwarded
directly from the E-stage 161 or from the RFC 166.

If no virtual storehit was detected, then control logic
20 218 determines whether the G-stage 151 physical load address
matches a store buffer physical address 228, as indicated by
signal match_SB 265, in step 408. If a storehit with a
store buffer 188 is detected, then control logic 218
controls multiplexers 254 and 256 to select data from the

store buffer 188 with the newest data matching the load address, in step 418.

If no storehit with a store buffer 188 is detected, then control logic 218 determines whether the load address 5 hit in the data cache 242, as indicated by cache hit signal 269, in step 409. If a cache 242 hit occurred, then control logic 218 controls multiplexers 252 and 256 to select data from data cache 242, in step 419.

If no data cache 242 hit occurred, then the data 10 specified by the G-stage 151 load instruction is not present in the pipeline 100 and must be fetched from system memory or I/O device 194, in step 422. Control logic 218 generates Stall signal 267 to stall the pipeline 100 from the E-stage 161 upward, in step 422. While the pipeline 100 is stalled, 15 data unit 144 fetches the data specified by the load address from system memory or I/O device 194 into a response buffer 296, in step 422. Once the data has arrived in the response buffer 296, control logic 218 controls multiplexers 252 and 256 to select data from the response buffer 296, in step 20 422.

The descriptions of Figures 3 and 4 above illustrate how compare logic 156, RFC 166, multiplexer 154 and data unit 144 operate in a hierarchical manner to forward the newest storehit data in the pipeline 100. Advantageously,

address comparison logic is simplified due to the hierarchical nature of the logic that performs the various address comparisons. This "divide and conquer" notion of detecting storehits simplifies the detection logic, thereby
5 easing timing constraints within the pipeline 100.

Referring now to Figures 5 through 8 generally, tables with exemplary instruction sequences illustrating operation of the microprocessor 100 of Figure 1 according to the
10 flowcharts of Figures 3 and 4 according to the present invention is shown. The leftmost column of the tables specify a clock cycle. The remaining columns specify the instruction contents, including load or store addresses, of the A-stage 131 through the W-stage 181 and store buffers 188 of pipeline 100 of Figure 1, as indicated in the top row
15 of the table. Load instructions, denoted by "ld R4,[MA1]" for example, specify a load of load data at a load address MA1 in system memory or I/O Device 194 into a register R4 in register file 124. Store instructions, denoted by "st
20 [MA1],R2" for example, specify a store of store data from register R2 in register file 124 to a store address MA1 in system memory or I/O Device 194. Other instructions specified in the tables include add instructions, subtract instructions and no-operation instructions (indicated by
25 "nop").

Referring now to Figure 5, a table with an exemplary instruction sequence illustrating forwarding of storehit data from RFC 166 of Figure 1 is shown. Clock cycles 1 through 8 are shown. During clock cycle 1, a store instruction storing data from a register to memory 194 proceeds down pipeline 100 of Figure 1 into the A-stage 131 where a virtual store address is generated for the store instruction.

During clock 2, the store instruction proceeds to the D-stage 141 and another instruction, a NOP, proceeds to the A-stage 131. The virtual store address 143 of the store instruction is provided to the data unit 144 of Figure 2 during clock 2 that is used to generate a physical address during clock 3.

During clock 3, the store instruction proceeds to the G-stage 151, the NOP proceeds to the D-stage 141 and a load instruction loading data from the same load address in memory 194 as the store address specified by the store instruction into a register in register file 124 proceeds to the A-stage 131, i.e., the load and store address match and thus constitute a storehit condition. In the example of Figure 5, the load and store instructions specify the same

virtual address, and therefore translate to the same physical address.

During clock 4, the store instruction proceeds to the E-stage 161, where a result is generated and written into 5 RFC 166 and result register 174. In one embodiment, the execution unit 164 performs a non-modifying operation on the store data from register R2, such as a Boolean OR operation with zero. In another embodiment, the store instruction is part of a ld-alu-st instruction, as described in the above- 10 referenced co-pending U.S. Patent Application, *PAIRING OF LOAD-ALU-STORE WITH CONDITIONAL BRANCH*, wherein execution unit 164 performs an arithmetic or logical operation on the store data. The load instruction proceeds to the D-stage 141 where its virtual load address is made available to the 15 data unit 144 for translation into a physical address 271 during clock 5. Also during clock 4, compare logic 156 compares load address 143 with store address 163 in step 304 of Figure 3 to determine if a storehit has occurred based on a virtual address comparison and the comparison results are 20 saved for use in the next clock cycle.

During clock 5, each of the instructions proceeds to the next stage in the pipeline 100. Compare logic 156 detects the storehit condition between the G-stage 151 load and the S-stage 171 store in step 304 of Figure 3 and

controls multiplexer 154 to select the newest data forwarded from RFC 166 in step 314 of Figure 3.

During clock 6, each of the instructions proceeds to the next stage in the pipeline 100. In particular, the load 5 instruction proceeds to the E-stage 161 where the storehit data forwarded from RFC 166 is provided as one of the operands to execution unit 164. In one embodiment, the execution unit 164 performs a non-modifying operation on the load data, such as a Boolean OR operation with zero. In 10 another embodiment, the store instruction is part of a ld-alu or ld-alu-st instruction, as described in the above-referenced co-pending U.S. Patent Application, *PAIRING OF LOAD-ALU-STORE WITH CONDITIONAL BRANCH*, wherein execution 15 unit 164 performs an arithmetic or logical operation on the load data.

During clock 7, each of the instructions proceeds to the next stage in the pipeline 100.

During clock 8, each of the instructions proceeds to the next stage in the pipeline 100. In particular, the load 20 instruction load data, namely the storehit data forwarded from RFC 166, is written back into R3 of register file 124.

Referring now to Figure 6, a table with an exemplary instruction sequence illustrating forwarding of storehit data from a store buffer 188 of Figure 1 is shown. Clock cycles 1 through 12 are shown. During clock cycle 1, a 5 first store instruction specifying a store address proceeds to the A-stage 131.

During clock 2, the first store instruction proceeds to the D-stage 141 and a second store instruction, specifying the same store address as the first store instruction, 10 proceeds to the A-stage 131.

During clock 3, the store instructions proceed down the pipeline 100 and a first add instruction proceeds to the A-stage 131. During clock 4, the instructions proceed down the pipeline 100 and a second add instruction proceeds to 15 the A-stage 131. During clock 5, the instructions proceed down the pipeline 100 and a first subtract instruction proceeds to the A-stage 131. During clock 6, the instructions proceed down the pipeline 100 and a second subtract instruction proceeds to the A-stage 131.

20 During clock 7, the instructions proceed down the pipeline 100 and a load instruction specifying the same load address as the two store instructions proceeds to the A-stage 131. The two add and subtract instructions do not involve data related to the store instructions or to the

load instruction. However, the add and subtract instructions generate results that are written into the RFC 166. During clock 7, the store results of the first store instruction are written into a store buffer 188.

5 During clock 8, the instructions proceed down the pipeline 100. The store results of the second store instruction are written into a different store buffer 188 than was written into by the first store instruction.

During clock 9, the instructions proceed down the pipeline 100. In particular, the load instruction proceeds to the G-stage 151. Compare logic 156 determines in steps 302, 304 and 306 if the G-stage 151 load address matches any of the E-stage 161, S-stage 171 or W-stage 181 store addresses, respectively and finds that they do not because no store instructions are presently in those stages. Therefore, compare logic 156 selects data forwarded from data unit 144, in step 318 of Figure 3, for provision to execution units 164. Control logic 218 of Figure 2 determines that the conditions in steps 402, 404 and 406 are not present, but that in step 408 the G-stage 151 physical load address 271 matches two store buffer 188 physical addresses 279. Therefore, control logic 218 controls multiplexers 254 and 256 to select data from the store buffer 188 with the newest data, i.e., the store buffer 188

with the store data results from the second store instruction, in step 418.

During clocks 10, 11 and 12, the instructions proceed three stages down the pipeline 100. In particular, during 5 clock 12 the load instruction proceeds to the W-stage 181 where the load data, namely the storehit data forwarded from the store buffer 188 with the storehit data from the second store instruction, is written back into R9 of register file 124.

PENDING PAGES

10

Referring now to Figure 7, a table with an exemplary instruction sequence illustrating speculative forwarding of storehit data with a correction due to occurrence of a virtual aliasing condition is shown. Clock cycles 1 through 15 7 and n-1 through n+4 are shown. During clock cycle 1, a store instruction specifying a store address proceeds to the A-stage 131.

During clock cycle 2, the store instruction proceeds to the D-stage 141 and a load instruction specifying a load 20 address having a different virtual load address from the virtual store address but which translates to the same physical address proceeds to the A-stage 131. That is, the load instruction generates a virtual aliasing condition with the store instruction since their virtual addresses do not

match but their physical addresses do match. During clock cycle 3, the two instructions proceed down the pipeline 100.

During clock cycle 4, the load instruction proceeds to the G-stage 151. Compare logic 156 determines in steps 302, 5 304 and 306 of Figure 3 that no match between the G-stage 151 virtual load address and virtual store address of the E-stage 161, S-stage 171 or W-stage 181 was found.

During clock 5, the store instruction proceeds to the S-stage 171 and the load instruction proceeds to the E-stage 10 161. Compare logic 156 controls multiplexer 154 to select data forwarded from data unit 144 during step 318 of Figure 3 because no storehits were found based on a virtual address comparison. That is, compare logic 156 speculatively forwards data from data unit 144 due to the absence of a 15 storehit based on the virtual address comparison. However, during step 402 of Figure 4, control logic 218 detects the virtual aliasing condition and stalls the pipeline 100 above the S-stage 171, in step 412, since an erroneous speculative forwarding of data from data unit 144 was detected.

20 During clock 6, the store instruction proceeds to the W-stage 181 and the load instruction remains stalled in the E-stage 161.

During clock 7, the store instruction proceeds to the store buffers 188 where the store data is written into an

available store buffer 188. The load instruction remains stalled in the E-stage 161 until clock n waiting for all store results from the pipeline 100 stages below the G-stage 151 to drain and for the store data of the store instruction 5 to be updated in the data cache 242 of Figure 2, in step 412.

During clock n, the load instruction is reissued by the data unit 144 back to the D-stage 141, in step 412. During clock n+1, the load instruction proceeds to the G-stage 151 10 where compare logic 156 detects no storehits since no store instructions are in the pipeline 100 below the G-stage 151. Consequently, compare logic 156 controls multiplexer 154 to select data from data unit 144, in step 318. Additionally, control logic 218 controls multiplexers 252 and 256 to 15 select data from the data cache 242, in step 412.

During clock n+2, the load instruction proceeds to the E-stage 161 where the data from the data cache 242 is received by the execution units 164. That is, the data from the data cache is provided to correct for the incorrectly 20 speculatively forwarded data during clock 5.

During clock n+3, the load instruction proceeds to the S-stage 171. During clock n+4, the load instruction proceeds to the W-stage 181 where the load data is written back to R4 of register file 124.

Referring now to Figure 8, a table with an exemplary instruction sequence illustrating speculative forwarding of storehit data with a correction due to detection of a load from a non-cacheable memory region is shown. Clock cycles 1 through 7 and n-1 through n+2 are shown. During clock cycle 1, a store instruction storing data from a register to a memory-mapped I/O device 194 proceeds down pipeline 100 of Figure 1 into the A-stage 131. During clock 2, the store instruction proceeds to the D-stage 141 and a nop proceeds to the A-stage 131.

During clock 3, the store and nop instructions proceed down the pipeline 100 and a load instruction specifying a load address that matches the store address of the store instruction proceeds to the A-stage 131. The load address is within a non-cacheable region specified in the MRD 216 of Figure 2. During clock 4, the three instructions proceed down the pipeline 100.

During clock 5, the load instruction enters the G-stage 151 where compare logic 156 detects a storehit between the G-stage 151 virtual load address and the S-stage 171 virtual store address, in step 304 of Figure 3. Also, during clock 5, control logic 218 detects the load address accessing a non-cacheable region, in step 404.

During clock 6, the load instruction proceeds to the E-stage 161, and compare logic 156 controls multiplexer 154 to select data forwarded from RFC 166, in step 314, since a storehit was detected in step 304. That is, compare logic 5 156 speculatively forwards the storehit data from RFC 166 to execution units 164. In addition, control logic 218 asserts stall 267 to stall the pipeline 100 above the S-stage 171, in step 414, in order to correct the erroneous speculative forwarding of storehit data from an address in non-cacheable 10 region, as was detected in step 404.

During clock 7, the store and nop instructions proceed down the pipeline 100. However, the load instruction is stalled in the E-stage 161 until clock n, waiting for the store data to be written to memory-mapped I/O device 194 and 15 for the load data to be fetched from I/O device 194 into a response buffer 296, in step 414.

During clock n, control logic 218 controls multiplexers 252 and 256 to forward the load data from the response buffer 296 for provision to the execution units 164, in step 20 414. During clock n+1, the load instruction proceeds to the S-stage 171. During clock n+2, the load instruction proceeds to the W-stage 181, where the load data is written back to register R3 of register file 124.

Although the present invention and its objects, features, and advantages have been described in detail, other embodiments are encompassed by the invention. For example, the size of the RFC and number of virtual address comparators may be scaled to support an extension to the number of stages added to the pipeline. Similarly, more store buffers could be added and the number of store buffer address comparators could be increased accordingly.

Those skilled in the art should appreciate that they can readily use the disclosed conception and specific embodiments as a basis for designing or modifying other structures for carrying out the same purposes of the present invention without departing from the spirit and scope of the invention as defined by the appended claims.

We claim:

1

1 1. An apparatus within a pipelined microprocessor for
2 forwarding store instruction results to a pipeline
3 stage for execution of a load instruction, the
4 apparatus comprising:

5 a result forwarding cache (RFC), for storing a
6 plurality of store instruction results;
7 comparison logic, for comparing a load address of the
8 load instruction with a plurality of store
9 addresses associated with said plurality of store
10 instruction results to generate an address match
11 signal; and
12 control logic, configured to receive said match signal
13 and selectively forward one of said plurality of
14 store instruction results from said RFC to the
15 pipeline stage in response to said match signal.

1 2. The apparatus of claim 1, wherein said plurality of
2 store instruction results comprise data to be stored
3 from the microprocessor into a memory attached thereto.

1 3. The apparatus of claim 1, wherein said load address
2 specifies a location of data to be loaded into the
3 microprocessor from a memory attached thereto.

1 4. The apparatus of claim 1, wherein said RFC comprises a
2 plurality of storage elements for storing a
3 predetermined number of instruction results.

1 5. The apparatus of claim 4, wherein said instruction
2 results are received by said RFC from an execution unit
3 of the microprocessor.

1 6. The apparatus of claim 4, wherein said plurality of
2 storage elements store said predetermined number of
3 instruction results in a first-in-first-out manner.

1 7. The apparatus of claim 4, wherein said predetermined
2 number of instruction results is five.

1 8. The apparatus of claim 1, wherein said load address and
2 said plurality of store addresses comprise virtual
3 addresses.

1 9. The apparatus of claim 8, wherein said virtual
2 addresses comprise x86 linear addresses.

1

1 10. An apparatus for forwarding storehit data within stages
2 of a pipelined microprocessor, the apparatus
3 comprising:

4 a result forwarding cache (RFC), configured to forward
5 a first plurality of store instruction results;
6 a data unit, configured to forward a second plurality
7 of store instruction results; and
8 selection logic, coupled to said RFC and said data
9 unit, for selectively providing one of said first
10 and second plurality of store instruction results
11 to a stage of the microprocessor pipeline
12 executing a load instruction.

1 11. The apparatus of claim 10, wherein said load
2 instruction comprises a load address for specifying an
3 address of data to be loaded into the microprocessor,
4 wherein said selection logic is configured to forward
5 one of said first and second plurality of store
6 instruction results only if said load address matches
7 one or more of a first and second plurality of store
8 addresses corresponding to said first and second
9 plurality of store instruction results.

1 12. The apparatus of claim 11, wherein selection logic
2 forwards said first plurality of store instruction
3 results forwarded by said RFC at a higher priority than

4 said second plurality of store instructions results
5 forwarded by said data unit if said load address
6 matches both one or more of said first plurality of
7 store addresses and one or more of said second
8 plurality of store addresses.

1 13. The apparatus of claim 11, further comprising:
2 comparison logic, coupled to said selection logic, for
3 comparing said load address with said first and
4 second plurality of store addresses to determine
5 whether said load address matches one or more of
6 said first and second plurality of store
7 addresses.

1 14. The apparatus of claim 11, wherein said data unit is
2 configured to forward said second plurality of store
3 instruction results from a plurality of store buffers
4 of the microprocessor.

1 15. The apparatus of claim 14, wherein said plurality of
2 store buffers is configured to store said second
3 plurality of store instruction results while said
4 second plurality of store instruction results are
5 written to a memory coupled to the microprocessor.

1 16. The apparatus of claim 14, wherein said data unit is
2 configured to forward a newest one of said second
3 plurality of store instruction results if said load

4 address matches more than one of said second plurality
5 of store addresses.

1 17. The apparatus of claim 11, wherein said RFC is
2 configured to forward a newest one of said first
3 plurality of store instruction results if said load
4 address matches more than one of said first plurality
5 of store addresses.

1

1 18. An apparatus for detecting storehit conditions in a
2 pipelined microprocessor in a hierarchical manner, the
3 apparatus comprising:

4 first comparison logic, for comparing a load
5 instruction load address in a first stage of the
6 pipeline with a first plurality of store addresses
7 of first store instruction data in a plurality of
8 stages of the pipeline subsequent to said first
9 pipeline stage;

10 second comparison logic, for comparing said load
11 address with a second plurality of store addresses
12 of second store instruction data in a plurality of
13 store buffers of the microprocessor; and
14 control logic, coupled to said first and second
15 comparison logic, configured to determine which of
16 said first and second store instruction data is
17 newest based on said first and second comparison
18 logic comparing.

1 19. The apparatus of claim 18, wherein said first
2 comparison logic is configured to compare virtual
3 addresses.

1 20. The apparatus of claim 18, wherein said second
2 comparison logic is configured to compare physical
3 addresses.

1 21. An apparatus for speculatively forwarding storehit data
2 in a microprocessor pipeline, the apparatus comprising:
3 a plurality of virtual address comparators, for
4 comparing a load address with a plurality of store
5 addresses to generate a virtual match signal;
6 a plurality of physical address comparators, for
7 comparing said load address with said plurality of
8 store addresses and generating a physical match
9 signal; and
10 control logic, for receiving said virtual and physical
11 match signals and generating a stall signal for
12 stalling the pipeline if said physical match
13 signal indicates a match between said load address
14 and one of said plurality of store addresses but
15 said physical match signal indicates no match.

1 22. The apparatus of claim 21, further comprising:
2 a data unit, configured to forward correct data
3 specified by the load address to replace
4 previously forwarded storehit data;
5 wherein said control logic is configured to deassert
6 said stall signal after said data unit forwards
7 said correct data.

1 23. A pipelined microprocessor for speculatively forwarding
2 storehit data from a first pipeline stage to a second
3 pipeline stage, wherein the storehit data is specified
4 by a load address in the second stage, comprising:
5 address region logic, configured to receive the load
6 address and generate a match signal to indicate
7 whether the load address is within one of a
8 plurality of non-cacheable address regions of the
9 microprocessor address space stored therein;
10 forwarding logic, for forwarding the storehit data from
11 the first stage to the second stage during a first
12 clock cycle; and
13 control logic, configured to receive said match signal
14 and to assert a stall signal during a second clock
15 cycle to stall the pipeline if the load address is
16 within one of said plurality of non-cacheable
17 address regions.

1 24. The microprocessor of claim 23, further comprising:
2 a bus interface unit, for receiving data from a bus
3 coupled to the microprocessor, said bus further
4 coupled to a system memory and a plurality of
5 peripheral devices; and
6 at least one response buffer, operatively coupled to
7 the second stage, for receiving load data
8 specified by the load address from said bus

9 interface unit, and for providing said load data
10 to the second stage to replace the storehit data
11 if the load address is within one of said
12 plurality of non-cacheable address regions.

1 25. The microprocessor of claim 23, wherein said plurality
2 of non-cacheable regions stored in said address region
3 logic are software-programmable.

1

1 26. A method for forwarding storehit data in a
2 microprocessor pipeline, the method comprising:
3 detecting a storehit condition, wherein a load
4 instruction in a stage of the pipeline specifies
5 data generated by a previous store instruction,
6 wherein said data is still present in the
7 pipeline;
8 determining whether said data is present in a result
9 forwarding cache of the microprocessor;
10 selectively forwarding said data from said result
11 forwarding cache to said stage if said data is in
12 said result forwarding cache; and
13 selectively forwarding said data from a data unit of
14 the microprocessor to said stage if said data is
15 not in said result forwarding cache.

1 27. The method of claim 26, further comprising:
2 storing results data of each store instruction executed
3 by an execution unit of the microprocessor in said
4 result forwarding cache.

1 28. The method of claim 26, wherein said detecting said
2 storehit condition comprises:
3 comparing an address of said data specified by said
4 load instruction with a plurality of store

5 instruction result data addresses stored in the
6 pipeline below said stage; and
7 determining said address matches one or more of said
8 plurality of data addresses.

1 29. The method of claim 26, wherein said determining
2 whether said data is present in said result forwarding
3 cache comprises:

4 comparing an address of said data specified by said
5 load instruction with a plurality of store
6 instruction result data addresses stored in a
7 predetermined number of stages of the pipeline
8 below said stage;

9 wherein said predetermined number equals a number of
10 result entries in said result forwarding cache.

1

1 30. A method for speculatively forwarding storehit data in
2 a microprocessor pipeline, the method comprising:
3 speculatively forwarding storehit data from a first
4 stage to a second stage of the pipeline based on a
5 virtual address comparison between a load address
6 and a plurality of store addresses;
7 detecting a virtual aliasing condition with respect to
8 said load address and one of said plurality of
9 store addresses based on a physical address
10 comparison between said load address and said
11 plurality of store addresses after said
12 speculatively forwarding; and
13 stalling the pipeline in response to said detecting
14 said virtual aliasing condition.

1 31. The method of claim 30, further comprising:
2 forwarding correction data from a third stage of the
3 pipeline to said second stage after said stalling
4 the pipeline; and
5 unstalling the pipeline after said forwarding said
6 correction data.

1 32. The method of claim 30, wherein said virtual aliasing
2 condition comprises a condition wherein said load
3 address and one of said plurality of store addresses
4 are different, but wherein said load address and said

5 one of said plurality of store addresses map to an
6 identical physical address.

1 33. The method of claim 30, wherein said storehit data
2 comprises a store instruction result within the
3 pipeline having an identical physical store address as
4 said physical load address.

1 34. A method for speculatively forwarding storehit data in
2 a microprocessor pipeline, the method comprising:
3 detecting a storehit condition by comparing a load
4 address with a plurality of store addresses;
5 speculatively forwarding storehit data in response to
6 said detecting said storehit condition;
7 determining said load address is within a non-cacheable
8 address region subsequent to said speculatively
9 forwarding; and
10 stalling the pipeline in response to said determining
11 said load address is within a non-cacheable
12 address region.

ABSTRACT OF THE DISCLOSURE

An apparatus for detecting storehit conditions and forwarding storehit data within microprocessor pipeline stages is provided. The apparatus has a result forwarding cache (RFC) that holds a predetermined number of store instruction results corresponding to stages near the end of the pipeline and a plurality of store buffers that hold store instruction results waiting to be written to a data cache. A set of address comparators associated with each of the RFC and store buffers compares a load address of a load instruction executed subsequent to the store instructions, and detects matches of the load address with store addresses of the various store instruction results in the RFC and store buffers. Control logic receives the comparison information and forwards the newest matching data in the pipeline, either from the RFC or store buffers, accordingly. The RFC comparators compare virtual addresses and the store buffer comparators compare physical addresses for improved timing. The data is speculatively forwarded based on the virtual address comparisons and in some instances the speculatively forwarded data must be corrected if a virtual alias condition occurs or if the load address was in a non-cacheable region of the microprocessor address space.

FIG. 1




FIG. 2




FIG. 3





FIG. 4



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:	Gerard M. Col G. Glenn Henry Rodney E. Hooker
Docket:	CNTR:1568
For:	METHOD AND APPARATUS FOR SPECULATIVELY FORWARDING STOREHIT DATA

DECLARATION AND POWER OF ATTORNEY

Assistant Commissioner for Patents
Washington, D.C. 20231

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter claimed and for which a patent is sought on the invention referenced above, the specification of which is attached hereto.




I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to in this declaration.

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56.

As a named inventor, I hereby appoint James W. Huffman, Reg. No. 35,549, Richard K. Huffman, Reg. 41,082, and E. Alan Davis, Reg. No. 39,954 my attorneys with full power of substitution and revocation to prosecute this application and transact all business in the U.S. Patent and Trademark Office connected therewith, and also to file and prosecute any corresponding application in any foreign country; and I hereby request that all correspondence and telephone calls be addressed to:

James W. Huffman
106 Morning Cloud
Austin, TX 78734
(512) 261-1227
(512) 261-1228 Fax

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Inventor's Name:	Residence and Post Office Address:	Citizenship:	Signature	Date
Gerard M. Col	11311 Dead Oak Ln. Austin, Texas 78759	US		4/7/02
G. Glenn Henry	411 Lake Cliff Trail Austin, Texas 78746	US		4/7/02
Rodney E. Hooker	13 Casa Verde Austin, Texas 78734	US		4/7/02